💼 Full-Time Position

Design Verification Engineer

🏢
UST Malaysia
📍 , penang, malaysia, penang, Malaysia
📍
Location
, penang, malaysia, Malaysia
📅
Posted
June 04, 2026
Type
Full-Time
🎯

Full-Time Opportunity: This is a permanent, full-time position with a competitive package and real career growth potential.

Job Description

  • Be part of a team verifying complex IPs and driving them to closure against challenging milestones.
  • Build verification environments and UVM/OVM testbenches based on chip requirements.
  • Work across RTL, power‑aware, and gate‑level verification.

Requirements

  • Bachelor’s degree (or higher) in Electrical/Electronic Engineering or related.
  • 3-8 years of hands‑on experience in digital IP verification using SV/UVM or similar methodologies.
  • Solid knowledge of ASIC verification concepts.
  • Bonus if you’ve dabbled in scripting (Perl/Python) or have database know‑how.
  • Willing to relocate and work in Penang, Malaysia

#J-18808-Ljbffr