Design Verification Engineer: UVM, Testbench Automation

A top recruitment agency in Kuala Lumpur seeks a skilled engineer to develop testbench components using UVM methodology and automate validation environments. The role involves writing and debugging tests in C++ and ensuring 100% verification completeness. Candidates should possess solid knowledge in C, Python, and shell scripting, along with excellent interpersonal and problem-solving skills. If you're a critical thinker eager to enhance testing processes, we invite you to apply.
#J-18808-Ljbffr