Senior Logic Verification Engineer RTL/UVM Expert

A leading semiconductor company in Penang is seeking a Senior Logic Design Verification Engineer. The role involves developing verification testbenches for innovative chip designs, requiring extensive experience in UVM and System Verilog. Ideal candidates will have over 8 years in design verification and a strong analytical background. This is an on-site position with the opportunity to work closely with cross-organizational teams.
#J-18808-Ljbffr