💼 Full-Time Position

Staff IP Design Engineer: High-Speed FPGA & SerDes

🏢
Lattice
📍 , , malaysia, , , malaysia, Malaysia
📍
Location
, , malaysia, Malaysia
📅
Posted
June 08, 2026
⏰
Type
Full-Time
🎯

Full-Time Opportunity: This is a permanent, full-time position with a competitive package and real career growth potential.

Job Description

A leading technology company in Malaysia is seeking a Staff IP Design Engineer to build Connectivity IP portfolios for FPGAs. The ideal candidate will have strong technical leadership, experience with high-speed SERDES protocols, and programming skills in languages such as C/C++ and Python. Candidates should also have a minimum of 8 years of relevant experience and be able to work well within a diverse team, driving projects to completion. A commitment to innovation and problem-solving is essential in this fast-paced environment.
#J-18808-Ljbffr